

Fig. 1
(PRIOR ART)




Fig. 2




Fig. 3








Fig. 4

**Fig. 5A**

**Fig. 5B****Fig. 5C**

**Fig. 5D**




Fig. 5E




Fig. 5F

192b →






Fig. 5G

**Fig. 5H****Fig. 5I**




Fig. 6A




Fig. 6B




Fig. 6C




Fig. 6D




Fig. 6E




Fig. 7A

200f

	FIELD NAME								SIZE (BYTES)
MAC HDR	DESTINATION ADDRESS								6
	SOURCE ADDRESS								6
	QTAG								0 - 4
	LENGTH/TYPE								2
	OPTIONAL LLC & SNAP								0 - 8
IPv6 HDR <u>206b</u>	VERSION, TRAFFIC CLASS, & FLOW LABEL								4
	PAYLOAD LENGTH								2
	NEXT HEADER								1
	HOP LIMIT								1
	SOURCE IP ADDRESS								16
	DESTINATION IP ADDRESS								16
	EXTENSION HEADERS								VARIES
TCP HDR <u>204</u>	SOURCE & DESTINATION PORTS								4
	SEQUENCE NUMBER								4
	ACKNOWLEDGMENT NUMBER								4
	DATA OFFSET	RESERVED	U R G	A C K	P S H	R S T	S Y N	F I N	2
	WINDOW								2
	TCP CHECKSUM								2
	URGENT POINTER								2
	OPTIONS								VARIES
TCP DATA	DATA								VARIES
FCS	FCS								4

240

802.3
LENGTH

PAYLOAD
LENGTH

TCP
CKSM

202

Fig. 7B

250 →

FIELD NAME	Created by Host	Modified by ESP	Encrypted	Covered by ESP Authentication	Added by Controller
Preamble					x
Start of Frame Delimiter					x
MAC Header	x				
IP Header	x				
ESP Header	x			x	
Payload Data	x	x	x	x	
Padding	x	x	x	x	
Pad Length	x	x	x	x	
Next Header	x	x	x	x	
Authentication Data	x	x			
Frame Check Sequence					x

Fig. 8A

252 →

FIELD NAME	Created by Host	Modified by AH Module	Covered by AH Authentication	Added by Controller
Preamble				x
Start of Frame Delimiter				x
MAC Header	x			
IP Header	x		x	
AH Header	x	x	x	
Other Headers	x		x	
Payload Data	x		x	
Frame Check Sequence				X

Fig. 8B

254 →

PHCKSM FOR IPv4	
32-BIT IP SOURCE ADDRESS	
32-BIT IP DESTINATION ADDRESS	
ZERO	PROTOCOL
TCP TOTAL LENGTH	

Fig. 8C

256 →

PHCKSM FOR IPv6	
128-BIT IP SOURCE ADDRESS	
128-BIT IP DESTINATION ADDRESS	
16-BIT TCP TOTAL LENGTH	
ZERO	PROTOCOL

Fig. 8D




Fig. 9




Fig. 10




Fig. 11A




Fig. 11B




Fig. 11C

140

SA MEMORY ENTRY

274





Fig. 11D






Fig. 13




Fig. 14

Diagram illustrating the logic for a 3-input XOR gate (1500) and a 3-input OR gate (1404).

The 3-input XOR gate (1500) has inputs A, B, and C. The output S is given by the equation:

$$S = A \oplus B \oplus C = A\bar{B}\bar{C} + \bar{A}B\bar{C} + \bar{A}\bar{B}C + ABC$$

The 3-input OR gate (1404) has inputs A, B, and C. The output C is given by the equation:

$$C = AB + AC + BC$$

INPUTS			OUTPUTS	
A	B	C _{IN}	C _{OUT}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Fig. 15




Fig. 16





Fig. 17

**Fig. 18**